

October 1981

**Asynchronous Communication
with the 8274
Multiple-Protocol Serial
Controller**

INTRODUCTION

The 8274 Multiprotocol serial controller (MPSC) is a sophisticated dual-channel communications controller that interfaces microprocessor systems to high-speed serial data links (at speeds to 880K bits per second) using synchronous or asynchronous protocols. The 8274 interfaces easily to most common microprocessors (e.g., 8048, 8051, 8085, 8086, and 8088), to DMA controllers such as the 8237 and 8257, and to the 8089 I/O processor. Both MPSC communication channels are completely independent and can operate in a full-duplex communication mode (simultaneous data transmission and reception).

Communication Functions

The 8274 performs many communications-oriented functions, including:

- Converting data bytes from a microprocessor system into a serial bit stream for transmission over the data link to a receiving system.
- Receiving serial bit streams and reconverting the data into parallel data bytes that can easily be processed by the microprocessor system.
- Performing error checking during data transfers. Error checking functions include computing/transmitting error codes (such as parity bits or CRC bytes) and using these codes to check the validity of received data.
- Operating independently of the system processor in a manner designed to reduce the system overhead involved in data transfers.

System Interface

The MPSC system interface is extremely flexible, supporting the following data transfer modes:

1. **Polled Mode.** The system processor periodically reads (polls) an 8274 status register to determine when a character has been received, when a character is needed for transmission, and when transmission errors are detected.
2. **Interrupt Mode.** The MPSC interrupts the system processor when a character has been received, when a character is needed for transmission, and when transmission errors are detected.
3. **DMA Mode.** The MPSC automatically requests data transfers from system memory for both transmit and receive functions by means of two DMA request signals per serial channel. These DMA request signals may be directly interfaced to an 8237 or 8257 DMA controller or to an 8089 I/O processor.

4. **WAIT Mode.** The MPSC ready signal is used to synchronize processor data transfers by forcing the processor to enter wait states until the 8274 is ready for another data byte. This feature enables the 8274 to interface directly to an 8086 or 8088 processor by means of string I/O instructions for very high-speed data links.

Scope

This application note describes the use of the 8274 in asynchronous communication modes. Asynchronous communication is typically used to transfer data to/from video display terminals, modems, printers, and other low-to-medium-speed peripheral devices. Use of the 8274 in both interrupt-driven and polled system environments is described. Use of the DMA and WAIT modes are not described since these modes are employed mainly in synchronous communication systems where extremely high data rates are common. Programming examples are written in PL/M-86 (Appendix B and Appendix C). PL/M-86 is executed by the iAPX-86 and iAPX-88 processor families. In addition, PL/M-86 is very similar to PL/M-80 (executed by the MCS-80 and MCS-85 processor families). In addition, Appendix D describes a simple application example using an SDK-86 in an iAPX-86/88 environment.

SERIAL-ASYNCHRONOUS DATA LINKS

A serial asynchronous interface is a method of data transmission in which the receiving and transmitting systems need not be synchronized. Instead of transmitting clocking information with the data, locally generated clocks (16, 32 or 64 times as fast as the data transmission rate) are used by the transmitting and receiving systems. When a character of information is sent by the transmitting system, the character data is framed (preceded and followed) by special START and STOP bits. This framing information permits the receiving system to temporarily synchronize with the data transmission. (Refer to Figure 1 during the following discussion of asynchronous data transmission.)




Figure 1. Transmission of a 7-Bit ASCII Character with Even Parity

Normally the data link is in an idle or marking state, continuously transmitting a "mark" (binary 1). When a character is to be sent, the character data bits are immediately preceded by a "space" (binary 0 START bit). The mark-to-space transition informs the receiving system that a character of information will immediately follow the start bit. Figure 1 illustrates the transmission of a 7-bit ASCII character (upper case S) with even parity. Note that the character is transmitted immediately following the start bit. Data bits within the character are transmitted from least-significant to most-significant. The parity bit is transmitted immediately following the character data bits and the STOP framing bit (binary 1) signifies the end of the character.

Asynchronous interfaces are often used with human interface devices such as CRT/keyboard units where the time between data transmissions is extremely variable.

Characters

In asynchronous mode, characters may vary in length from five to eight bits. The character length depends on the coding method used. For example, five-bit characters are used when transmitting Baudot Code, seven-bit characters are required for ASCII data, and eight-bit characters are needed for EBCDIC and binary data. To transmit messages composed of multiple characters, each character is framed and transmitted separately (Figure 2).

This framing method ensures that the receiving system can easily synchronize with the start and stop bits of each character, preventing receiver synchronization errors. In addition, this synchronization method makes both transmitting and receiving systems insensitive to possible time delays between character transmissions.




Figure 2. Multiple Character Transmission

Framing

Character framing is accomplished by the START and STOP bits described previously. When the START bit transition (mark-to-space) is detected, the receiving system assumes that a character of data will follow. In order to test this assumption (and isolate noise pulses on the data link), the receiving system waits one-half bit time and samples the data link again. If the link has returned to the marking state, noise is assumed, and the receiver waits for another START bit transition.

When a valid START bit is detected, the receiver samples the data link for each bit of the following character. Character data bits and the parity bit (if required) are sampled at their nominal centers until all required characters are received. Immediately following the data bits, the receiver samples the data link for the STOP bit, indicating the end of the character. Most systems permit specification of 1, 1½, or 2 stop bits.

Timing

The transmitter and receiver in an asynchronous data link arrangement are clocked independently. Normally, each clock is generated locally and the clocks are not synchronized. In fact, each clock may be a slightly different frequency. (In practice, the frequency difference should not exceed a few percent. If the transmitter and receiver clock rates vary substantially, errors will occur because data bits may be incorrectly identified as START or STOP framing bits.) These clocks are designed to operate at 16, 32, or 64 times the communications data rate. These clock speeds allow the receiving device to correctly sample the incoming bit stream.

Serial-interface data rates are measured in bits/second. The term "baud" is used to specify the number of times per second that the transmitted signal level can change states. In general, the baud is not equal to the bit rate. Only when the transmitted signal has two states (electrical levels) is the baud rate equal to the bit rate. Most point-to-point serial data links use RS-232-C, RS-422, or RS-423 electrical interfaces. These specifications call for two electrical signal levels (the baud is equal to the bit rate). Modem interfaces, however, may often have differing bit and baud rates.

While there are generally no limitations on the data transmission rates used in an asynchronous data link, a limited set of rates has been standardized to promote equipment interconnection. These rates vary from 75 bits per second to 38,400 bits per second. Table 1 illustrates typical asynchronous data rates and the associated clock frequencies required for the transmitter and receiver circuits.

Table 1. Communication Data Rates and Associated Transmitter/Receiver Clock Rates

Data Rate (bits/second)	Clock Rate (kHz)		
	X16	X32	X64
75	1.2	2.4	4.8
150	2.4	4.8	9.6
300	4.8	9.6	19.2
600	9.6	19.2	38.4
1200	19.2	38.4	76.8
2400	38.4	76.8	153.6
4800	76.8	153.6	307.2
9600	153.6	307.2	614.2
19200	307.2	614.4	—
38400	614.4	—	—

Parity

In order to detect transmission errors, a parity bit may be added to the character data as it is transferred over the data link. The parity bit is set or cleared to make the total number of "one" bits in the character even (even parity) or odd (odd parity). For example, the letter "A" is represented by the seven-bit ASCII code 1000001 (41H). The transmitted data code (with parity) for this character contains eight bits; 01000001 (41H) for even parity and 11000001 (OC1H) for odd parity. Note that a single bit error changes the parity of the received character and is therefore easily detected. The 8274 supports both odd and even parity checking as well as a parity disable mode to support binary data transfers.

Communication Modes

Serial data transmission between two devices can occur in one of three modes. In the simplex transmission mode, a data link can transmit data in one direction only. In the half-duplex mode, the data link can transmit data in both directions, but not simultaneously. In the full-duplex mode (the most common), the data link can transmit data in both directions simultaneously. The 8274 directly supports the full-duplex mode and will interface to simplex and half-duplex communication data links with appropriate software controls.

BREAK Condition

Asynchronous data links often include a special sequence known as a break condition. A break condition is initiated when the transmitting device forces the data link to a spacing state (binary 0) for an extended length of time (typically 150 milliseconds). Many terminals contain keys to initiate a break sequence. Under

software control, the 8274 can initiate a break sequence when transmitting data and detect a break sequence when receiving data.

MPSC SYSTEM INTERFACE

Hardware Environment

The 8274 MPSC interfaces to the system processor over an 8-bit data bus. Each serial I/O channel responds to two I/O or memory addresses as shown in Table 2. In addition, the MPSC supports vectored and daisy-chained interrupts.

The 8274 may be configured for memory-mapped or I/O-mapped operation.

Table 2. 8274 Addressing

CS	A ₁	A ₀	Read Operation	Write Operation
0	0	0	Ch. A Data Read	Ch. A Data Write
0	1	0	Ch. A Status Read	Ch. A Command/Parameter
0	0	1	Ch. B Data Read	Ch. B Data Write
0	1	1	Ch. B Status Read	Ch. B Command/Parameter
1	X	X	High Impedance	High Impedance

The 8274-processor hardware interface can be configured in a flexible manner, depending on the operating mode selected—polled, interrupt-driven, DMA, or WAIT. Figure 3 illustrates typical MPSC configurations for use with an 8088 microprocessor in the polled and interrupt-driven modes.

All serial-to-parallel conversion, parallel-to-serial conversion, and parity checking required during asynchronous serial I/O operation is automatically performed by the MPSC.

Operational Interface

Command, parameter, and status information is stored in 22 registers within the MPSC (8 writable registers and 3 readable registers for each channel). These registers are all accessed by means of the command/status ports for each channel. An internal pointer register selects which of the command or status registers will be written or read during a command/status access of an MPSC channel. Figure 4 diagrams the command/status register architecture for each serial channel. In the following discussion, the writable registers will be referred to as WR0 through WR7 and the readable registers will be referred to as RR0 through RR2.




Figure 3. 8274 Hardware Interface for Polled and Interrupt-driven Environments

The least-significant three bits of WR0 are automatically loaded into the pointer register every time WR0 is written. After reset, WR0 is set to zero so that the first write to a command register causes the data to be loaded into WR0 (thereby setting the pointer register). After WR0 is written, the following read or write accesses the register selected by the pointer. The pointer is reset after the read or write operation is completed. In this manner, reading or writing an arbitrary MPSC channel register requires two I/O accesses. The first access is always a write command. This write command is used to set the pointer register. The second access is either a read or a write command; the pointer register (previously set) will ensure that the correct internal register is read or written. After this second access, the pointer register is automatically reset. Note that writing WR0 and reading RR0 does not require presetting of the pointer register.

During initialization and normal MPSC operation, various registers are read and/or written by the system processor. These actions are discussed in detail in the following paragraphs. Note that WR6 and WR7 are not used in the asynchronous communication modes.

RESET

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointer register is set to zero.




Figure 4. Command/Status Register Architecture (Each Serial Channel)

External/Status Latches

The MPSC continuously monitors the state of four external/status conditions:

1. CTS—clear-to-send input pin.
2. CD—carrier-detect input pin.
3. SYNDET—sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
4. BREAK—a break condition (series of space bits on the receiver input pin).

A change of state in any of these monitored conditions will cause the associated status bit in RR0 (Appendix A) to be latched (and optionally cause an interrupt).

Error Reporting

Three error conditions may be encountered during data reception in the asynchronous mode:

1. Parity. If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4).
2. Framing. A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled).
3. Overrun. If an input character has been assembled but the receiver buffers are full (because the previously received characters have not been read by the system processor), an overrun error will occur. When an overrun error occurs, the input character that has just been received will overwrite the immediately preceding character.

Transmitter/Receiver Initialization

In order to operate in the asynchronous mode, each MPSC channel must be initialized with the following information:

1. Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 16, 32, or 64 times the data-link bit rate. (See Appendix A for WR4 details.)
2. Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1½, or 2. (See Appendix A for WR4 details.)
3. Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4. (See Appendix A for WR4 details.)
4. Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR3. (See Appendix A for WR3 details.)
5. Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3. (See Appendix A for WR3 details.)
6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. (See Appendix A for WR5 details.) Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 1).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and

all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

									Number of Bits Transmitted (Character Length)
D7	D6	D5	D4	D3	D2	D1	D0		
1	1	1	1	0	0	0	c		1
1	1	1	0	0	0	c	c		2
1	1	0	0	0	c	c	c		3
1	0	0	0	c	c	c	c		4
0	0	0	c	c	c	c	c		5

7. Transmitter Enable. The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5. (See Appendix A for WR5 details.)

For data transmissions via a modem or RS-232-C interface, the following information must also be specified:

1. Request-to-Send/Data-Terminal-Ready. Must be set to indicate status of data terminal equipment. Request-to-send is controlled by bit 1 of WR5 and data terminal ready is controlled by bit 7. (See Appendix A for WR5 details.)
2. Auto Enable. May be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. Auto Enable is controlled by bit 5 of WR3. (See Appendix A for WR3 details.)

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC\$RX\$INIT) for asynchronous communication is listed in Appendix B. Figure 5 illustrates typical MPSC initialization parameters for use with this procedure.

call MPSC\$RX\$INIT(41, 1,1,0,1, 3,1,1, 3,1,1,0,1);	
initializes the 8274 at address 41 as follows:	
X16 clock rate	Enable transmitter and receiver
1 stop bit	Auto enable set
Odd parity	DTR and RTS set
8-bit characters (Tx and Rx)	Break transmission disabled

Figure 5. Sample 8274 Initialization Procedure for Polled Operation

Polled Operation

In the polled mode, the processor must monitor the MPSC status by testing the appropriate bits in the read register. Data available, status, and error conditions are represented in RR0 and RR1 for channels A and B. An example of MPSC-polled transmitter/receiver routines are given in Appendix B. The following routines are detailed:

1. **MPSC\$POLL\$RCV\$CHARACTER**—This procedure receives a character from the serial data link. The routine waits until the character-available flag in RR0 has been set. When this flag indicates that a character is available, RR1 is checked for errors (overrun, parity, or framing). If an error is detected, the character in the MPSC receive buffer must be read and discarded and the error routine (RECEIVE\$ERROR) is called. If no receive errors have been detected, the character is input from the 8274 data port and returned to the calling program.

MPSC\$POLL\$RCV\$CHARACTER requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the address of a byte variable in which to store the received character (character\$ptr).

2. **MPSC\$POLL\$TRAN\$CHARACTER**—This procedure transmits a character to the serial data link. The routine waits until the transmitter-buffer-empty flag has been set in RR0 before writing the character to the 8274.

MPSC\$POLL\$TRAN\$CHARACTER requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the character of data that is to be transmitted (character).

3. **RECEIVE\$ERROR**—This procedure processes receiver errors. First, an Error Reset command is written to the affected channel. All additional error processing is dependent on the specific application. For example, the receiving device may immediately request retransmission of the character or wait until a message has been completed.

RECEIVE\$ERROR requires two parameters—the address of the affected 8274 command port (cmd\$port) and the error status (status) from 8274 register RR1.

Interrupt-driven Operation

In an interrupt-driven environment, all receiver operations are reported to the system processor by means of interrupts. Once a character has been received and assembled, the MPSC interrupts the system processor. The system processor must then read

the character from the MPSC data buffer and clear the current interrupt. During transmission, the system processor starts serial I/O by writing the first character of a message to the MPSC. The MPSC interrupts the system processor whenever the next character is required (i.e., when the transmitter buffer is empty) and the processor responds by writing the next character of the message to the MPSC data port for the appropriate channel.

By using interrupt-driven I/O, the MPSC proceeds independently of the system processor, signalling the processor only when characters are required for transmission, when characters are received from the data link, or when errors occur. In this manner, the system processor may continue execution of other tasks while serial I/O is performed concurrently.

Interrupt Configurations

The 8274 is designed to interface to 8085- and 8086-type processors in much the same manner as the 8259A is designed. When operating in the 8085 mode, the 8274 causes a "call" to a prespecified, interrupt-service routine location. In the 8086 mode, the 8274 presents the processor with a one-byte interrupt-type number. This interrupt-type number is used to "vector" through the 8086 interrupt service table. In either case, the interrupt service address or interrupt-type number is specified during MPSC initialization.

To shorten interrupt latency, the 8274 can be programmed to modify the prespecified interrupt vector so that no software overhead is required to determine the cause of an interrupt. When this "status affects vector" mode is enabled, the following eight interrupts are differentiated automatically by the 8274 hardware:

1. Channel B Transmitter Buffer Empty.
2. Channel B External/Status Transition.
3. Channel B Character Available.
4. Channel B Receive Error.
5. Channel A Transmitter Buffer Empty.
6. Channel A External/Status Transition.
7. Channel A Character Available.
8. Channel A Receive Error.

Interrupt Sources/Priorities

The 8274 has three interrupt sources for each channel:

1. Receiver (Rx A, Rx B). An interrupt is initiated when a character is available in the receiver buffer or when a receiver error (parity, framing, or overrun) is detected.

2. Transmitter (TxA, TxB): An interrupt is initiated when the transmitter buffer is empty and the 8274 is ready to accept another character for transmission.
3. External/Status (ExTA, ExTB). An interrupt is initiated when one of the external/status conditions (CD, CTS, SYNDET, BREAK) changes state.

The 8274 supports two interrupt priority orderings (selectable during MPSC initialization) as detailed in Appendix A, WR2, CH-A.

Interrupt Initialization

In addition to the initialization parameters required for polled operation, the following parameters must be supplied to the 8274 to specify interrupt operation:

1. Transmit Interrupt Enable. Transmitter-buffer-empty interrupts are separately enabled by bit 1 of WR1. (See Appendix A for WR1 details.)
2. Receive Interrupt Enable. Receiver interrupts are separately enabled in one of three modes: a) interrupt on first received character only and on receive errors (used for message-oriented transmission systems), b) interrupt on all received characters and on receive errors, but do not interrupt on parity errors, and c) interrupt on all received characters and on receive errors (including parity errors). The ability to separately disable parity interrupts can be extremely useful when transmitting messages. Since the parity error bit in RR1 is latched, it will not be reset until an error reset operation is performed. Therefore, the parity error bit will be set if any parity errors were detected in a multicharacter message. If this mode is used, the serial I/O software must poll the parity error bit at the completion of a message and issue an error reset if appropriate. The receiver interrupt mode is controlled by bits 3 and 4 of WR1. (See Appendix A for WR1 details.)
3. External/Status Interrupts. External/Status interrupts can be separately enabled by bit 0 of WR1. (See Appendix A for WR1 details.)
4. Interrupt Vector. An eight-bit interrupt-service routine location (8085) or interrupt type (8086) is specified through WR2 of channel B. (See Appendix A for WR2 details.) Table 3 lists interrupt vector addresses generated by the 8274 in the "status affects vector" mode.
5. "Status Affects Vector" Mode. The 8274 will automatically modify the interrupt vector if bit 3 of WR1 is set. (See Appendix A for WR1 details.)
6. System Configuration. Specifies the 8274 data transfer mode. Three configuration modes are available: a) interrupt-driven operation for both channels, b)

DMA operation for both channels, and c) DMA operation for channel A, interrupt-driven operation for channel B. The system configuration is specified by means of bits 0 and 1 of WR2 (channel A). (See Appendix A for WR2 details.)

7. Interrupt Priorities. The 8274 permits software specification of receive/transmit priorities by means of bit 2 of WR2 (channel A). (See Appendix A for WR2 details.)
8. Interrupt Mode. Specifies whether the MPSC is to operate in a non-vector mode (for use with an external interrupt controller), in an 8086-vector mode, or in an 8085-vector mode. This parameter is specified through bits 3 and 4 of WR2 (channel A). (See Appendix A for WR2 details.)

Table 3. MPSC-generated Interrupt Vectors in "Status Affects Vector" Mode

V7 V6 V5 V4 V3 V2 V1 V0	V7 V6 V5 V4 V3 V2 V1 V0	Original Vector (specified during initialization)
8086 Interrupt Type	8085 Interrupt Location	Interrupt Condition
V7 V6 V5 V4 V3 0 0 0	V7 V6 V5 0 0 0 V1 V0	Channel B Transmitter Buffer Empty
V7 V6 V5 V4 V3 0 0 1	V7 V6 V5 0 0 1 V1 V0	Channel B External/Status Change
V7 V6 V5 V4 V3 0 1 0	V7 V6 V5 0 1 0 V1 V0	Channel B Receiver Character Available
V7 V6 V5 V4 V3 0 1 1	V7 V6 V5 0 1 1 V1 V0	Channel B Receive Error
V7 V6 V5 V4 V3 1 0 0	V7 V6 V5 1 0 0 V1 V0	Channel A Transmitter Buffer Empty
V7 V6 V5 V4 V3 1 0 1	V7 V6 V5 1 0 1 V1 V0	Channel A External/Status Change
V7 V6 V5 V4 V3 1 1 0	V7 V6 V5 1 1 0 V1 V0	Channel A Receiver Character Available
V7 V6 V5 V4 V3 1 1 1	V7 V6 V5 1 1 1 V1 V0	Channel A Receive Error

An MPSC interrupt initialization procedure (MPSC\$INT\$INIT) is listed in Appendix C.

Interrupt Service Routines

Appendix C lists four interrupt service procedures, a buffer transmission procedure, and a buffer reception procedure that illustrate the use of the 8274 in interrupt-driven environments. Use of these procedures assumes that the 8086/8088 interrupt vector is set to 20H and that channel B is used with the "status affects vector" mode enabled.

1. TRANSMIT\$BUFFER—This procedure begins serial transmission of a data buffer. Two parameters are required—a pointer to the buffer (buf\$ptr) and the length of the buffer (buf\$length). The procedure first sets the global buffer pointer, buffer length, and

initial index for the transmitter-interrupt service routine and initiates transmission by writing the first character of the buffer to the 8274. The procedure then enters a wait loop until the I/O completion status is set by the transmit-interrupt service routine (MPSC\$TRANSMIT\$CHARACTER\$INT).

2. **RECEIVE\$BUFFER**—This procedure inputs a line (terminated by a line feed) from a serial I/O port. Two parameters are required—a pointer to the input buffer (buf\$ptr) and a pointer to the buffer length variable (buf\$length\$ptr). The buffer length will be set by this procedure when the complete line has been input. The procedure first sets the global buffer pointer and initial index for the receiver interrupt service routine. **RECEIVE\$BUFFER** then enters a wait loop until the I/O completion status is set by the receive interrupt routine (MPSC\$RECEIVE\$CHARACTER\$INT).
3. **MPSC\$RECEIVE\$CHARACTER\$INT**—This procedure is executed when the MPSC Tx-buffer-empty interrupt is acknowledged. If the current transmit buffer index is less than the buffer length, the next character in the buffer is written to the MPSC data port and the buffer pointer is updated. Otherwise, the transmission complete status is posted.
4. **MPSC\$RECEIVE\$CHARACTER\$INT**—This procedure is executed when a character has been assembled by the MPSC and the MPSC has issued a character-available interrupt. If no input buffer has been set up by **RECEIVE\$BUFFER**, the character is ignored. If a buffer has been set up, but it is full, a receive overrun error is posted. Otherwise, the received character is read from the MPSC data port and the buffer index is updated. Finally, if the received character is a line feed, the reception complete status is posted.
5. **RECEIVE\$ERROR\$INT**—This procedure is executed when a receive error is detected. First, the error conditions are read from RR1 and the character currently in the MPSC receive buffer is read and discarded. Next, an Error Reset command is written to the affected channel. All additional error processing is application dependent.
6. **EXTERNAL\$STATUS\$CHANGE\$INT**—This procedure is executed when an external status condition change is detected. The status conditions are read from RR0 and a Reset External/Status Interrupt command is issued. Further error processing is application dependent.

DATA LINK INTERFACE

Serial Data Interface

Each serial I/O channel within the 8274 MPSC interfaces to two data link lines—one line for transmitting data and one for receiving data. During transmission, characters are converted from parallel data format (as supplied by the system processor or DMA device) into a serial bit stream (with START and STOP bits) and clocked out on the TxD pin. During reception, a serial bit stream is input on the RxD pin, framing bits are stripped out of the data stream, and the resulting character is converted to parallel data format and passed to the system processor or DMA device.

Data Clocking

As discussed previously, the frequency of data transmission/reception on the data link is controlled by the MPSC clock in conjunction with the programmed clock divider (in register WR4). The 8274 is designed to permit all four serial interface lines (TxD and RxD for each channel) to operate at different data rates. Four clock input pins (TxC and RxC for each channel) are available for this function. Note that the clock rate divider specified in WR4 is used for both RxC and TxC on the appropriate channel; clock rate dividers for each channel are independent.

Modem Control

The following four modem interface signals may be connected to the 8274:

1. **Data Terminal Ready (DTR)**. This interface signal (output by the 8274) is software controlled through bit 7 of WR5. When active, DTR indicates that the data terminal/computer equipment is active and ready to interact with the data communications channel. In addition, this signal prepares the modem for connection to the communication channel and maintains connections previously established (e.g., manual call origination).
2. **Request To Send (RTS)**. This interface signal (output by the 8274) is software controlled through bit 1 of WR5. When active, RTS indicates that the data terminal/computer equipment is ready to transmit data.
3. **Clear To Send (CTS)**. This interface signal (input to the 8274) is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit

data. The state of CTS is available to the programmer as bit 5 of RR0. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not transmit data bytes until RTS has been activated. If CTS becomes inactive during transmission of a character, the current character transmission is completed before the transmitter is disabled.

4. Carrier Detect (CD). This interface signal (input to the 8274) is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD line. The state of CD is available to the programmer as bit 3 of RR0. In


addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not enable the serial receiver until CD has been activated. If the CD signal becomes inactive during reception of a character, the receiver is disabled, and the partially received character is lost.

In addition to the above modem interface signals, the 8274 SYNDET input pin for channel A may be used as a general-purpose input in the asynchronous communication mode. The status of this signal is available to the programmer as bit 4 of status register RR0.

APPENDIX A

COMMAND/STATUS DETAILS FOR ASYNCHRONOUS COMMUNICATION

Write Register 0 (WR0):



D2,D1,D0 Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

D5,D4,D3 Command bits determine which of the basic seven commands are to be performed.

Command 0 Null—has no effect.

Command 1 Not used in asynchronous modes.

Command 2 Reset External/Status Interrupts—resets the latched status bits of RR0 and reenables them, allowing interrupts to occur again.

Command 3 Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

Command 4 Enable Interrupt on Next Receive Character—if the Interrupt-on-First-Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

Command 5 Reset Transmitter Interrupt Pending—if The Transmit Interrupt mode is selected, the MPSC automatically interrupts data when the transmit buffer becomes empty. When there are no more characters to be sent, issuing this command prevents further transmitter interrupts until the next character has been completely sent.

Command 6 Error Reset—error latches, Parity and Overrun errors in RR1 are reset.


Command 7 End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.

D0 External/Status Interrupt Enable—allows interrupt to occur as the result of transitions on the CD, CTS or SYNDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

D1 Transmitter Interrupt/DMA Enable—allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

D2 Status Affects Vector—(WR1, D2 active in channel B only.) If this bit is not set,

Write Register 1 (WR1):




then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit is set, then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.

- D4,D3 Receive Interrupt Mode.
- 0 0 Receive Interrupts/DMA Disabled.
- 0 1 Receive Interrupt on First Character Only or Special Condition.
- 1 0 Interrupt on All Receive Characters of Special Condition (Parity Error is a Special Receive Condition).
- 1 1 Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).
- D5 Wait on Receive/Transmit—when the following conditions are met, the RDY pin is activated, otherwise it is held in the

High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, $\overline{CS}=0$, $A0=0/1$, and $A1=0$). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDY_A and RDY_B may be wired or connected since only one signal is active at any one time while the other is in the High Z state.

- D6 Must be Zero.
- D7 Wait Enable—enables the wait function.

Write Register 2 (WR2): Channel A




*EXTERNAL STATUS INTERRUPT. ONLY IF EXT INTERRUPT ENABLE (WR1: D0) IS SET

- D1,D0 System Configuration—These specify the data transfer from MPSC channels to the CPU, either interrupt or DMA based.
- 0 0 Channel A and Channel B both use interrupts.


- 0 1 Channel A uses DMA, Channel Buses interrupt.
- 1 0 Channel A and Channel B both use DMA.
- 1 1 Illegal Code.
- D2 Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.
- 0 (Highest) RxA, Tx A, RxB, Tx B, ExTA, ExTB (Lowest).
- 1 (Highest) RxA, RxB, Tx A, Tx B, ExTA, ExTB (Lowest).
- D5,D4,D3 Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table).
- 0 X X Non-vectorized interrupts—intended for use with an external interrupt controller such as the 8259A.
- 1 0 0 8085 Vector Mode 1—intended for use as the primary MPSC in a daisy-chained priority structure.
- 1 0 1 8085 Vector Mode 2—intended for use as any secondary MPSC in a daisy-chained priority structure.
- 1 1 0 8086/88 Vector Mode—intended for use as either a primary or secondary in a daisy-chained priority structure.
- D6 Must be Zero.
- D7
- 0 Pin 10 = \overline{RTS}_B .
- 1 Pin 10 = \overline{SYNDET}_B .

Write Register 2 (WR2): Channel B



D7-D0 Interrupt vector—this register contains the value of the interrupt vector placed on the data bus during acknowledge sequences.

Write Register 3 (WR3):




0	0	Rx 5 BITS/CHAR
0	1	Rx 7 BITS/CHAR
1	0	Rx 6 BITS/CHAR
1	1	Rx 8 BITS/CHAR

D0 Receiver Enable—A one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

D5 Auto Enables—A one written to this bit causes \overline{CD} to be an automatic enable signal for the receiver and \overline{CTC} to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of \overline{CD} and \overline{CTS} signals to setting/resetting their corresponding bits in the status register (RR0).

D7,D6	Receiver Character length.
0 0	Receive 5 Data bits/character.
0 1	Receive 7 Data bits/character.
1 0	Receive 6 Data bits/character.
1 1	Receive 8 Data bits/character.

Write Register 4 (WR4):

D0 Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.

D1 Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and zero causes it to send and expect odd parity.

D3,D2 Stop Bits.

0 0 Selects synchronous modes.

0 1 Async mode, 1 stop bit/character.

1 0 Async mode, 1½ stop bits/character.

1 1 Async mode, 2 stop bits/character.


D7,D6 Clock mode—selects the clock/data rate multiplier for both the receiver and the transmitter. If the 1x mode is selected, bit synchronization must be done externally.

0 0 Clock rate = Data rate x 1.

0 1 Clock rate = Data rate x 16.

1 0 Clock rate = Data rate x 32.

1 1 Clock rate = Data rate x 64.

Write Register 5 (WR5):

D1 Request to Send—a one in this bit forces the **RTS** pin active (low) and zero in this bit forces the **RTS** pin inactive (high).

D3 Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.

D4 Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.

D6,D5 Transmit Character length.

0 0 Transmit 5 or less bits/character.

0 1 Transmit 7 bits/character.


1 0 Transmit 6 bits/character.

1 1 Transmit 8 bits/character.

Bits to be sent must be right justified, least-significant bit first, e.g.:

D7 D6 D5 D4 D3 D2 D1 D0
0 0 B5 B4 B3 B2 B1 B0

Read Register 0 (RR0):



D0 Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.

D1 Interrupt Pending—This Interrupt-Pending bit is reset when an E01 command is issued and there is no other interrupt request pending at that time. In vector mode, this bit is set at the falling edge of the second INTA in an INTA cycle for an internal interrupt request. In non-vector mode, this bit is set at the falling edge of RD input after pointer 2 is specified. This bit is always zero in Channel B.

D2 Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.

D3 Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/Status bits (\overline{CD} , CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the \overline{CD} pin causes the \overline{CD} bit to be latched and causes an External/Status interrupt. This bit indicates current state of the \overline{CD} pin immediately following a Reset External/Status Interrupt command.

D4

SYNDET—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that it shows the state of the **SYNDET** input. Any High-to-Low transition on the **SYNDET** pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the **SYNDET** pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the **SYNDET** input.

D5


Clear to Send—this bit contains the inverted state of the \overline{CTS} pin at the time of the last change of any of the External/Status bits (CD, \overline{CTS} , Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the \overline{CTS} pin causes the \overline{CTS} bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the \overline{CTS} pin immediately following a Reset External/Status Interrupt command.

D7

Break—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.

The Break bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single, extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.

Read Register 1 (RR1)



D0 All sent—this bit is set when all characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in asynchronous modes. In synchronous modes, this bit is always set.

D4 Parity Error—if parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.


D5 Receive Overrun Error—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flag-

ged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the “status affects vector” mode, the overrun causes a special Receive Error Vector.

D6

Framing Error—in async modes, a one in this bit indicates a receive framing error. It can be reset by issuing an Error Reset command.

Read Register 2 (RR2):



RR2

Channel B

D7–D0

Interrupt vector—contains the interrupt vector programmed into WR2. If the “status affects vector” mode is selected, it contains the modified vector. (See WR2.) RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.

APPENDIX B

MPSC-POLLED TRANSMIT/RECEIVE CHARACTER ROUTINES

```

MPSC$RX$INIT: procedure (cmd$port,
                        clock$rate, stop$bits, parity$type, parity$enable,
                        rx$char$length, rx$enable, auto$enable,
                        tx$char$length, tx$enable, dtr, brk, rts);

declare cmd$port      byte,
        clock$rate    byte,
        stop$bits     byte,
        parity$type   byte,
        parity$enable byte,
        rx$char$length byte,
        rx$enable     byte,
        auto$enable   byte,
        tx$char$length byte,
        tx$enable     byte,
        dtr           byte,
        brk           byte,
        rts           byte;

output(cmd$port)=30H;          /* channel reset */

output(cmd$port)=14H;          /* point to WR4 */
/* set clock rate, stop bits, and parity information */
output(cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1)
                or parity$enable;

output(cmd$port)=13H;          /* point to WR3 */
/* set up receiver parameters */
output(cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);

output(cmd$port)=15H;          /* point to WR5 */
/* set up transmitter parameters */
output(cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
                or shl(brk,4) or shl(rts,1);

end MPSC$RX$INIT;

```

```

MPSC$POLL$RCV$CHARACTER: procedure(data$port,cmd$port,character$ptr) byte;

  declare data$port      byte,
          cmd$port       byte,
          character$ptr  pointer,
          character      based character$ptr byte,
          status          byte;

  declare char$avail      literally '1',
          rcv$error       literally '70H';

  /* wait for input character ready */
  while (input(cmd$port) and char$avail) <> 0 do; end;

  /* check for errors in received character */
  output(cmd$port)=1; /* point to RRI */
  if (status:=input(cmd$port) and rcv$error)
    then do;
      character=input(data$port); /* read character to clear MPSC */
      call RECEIVE$ERROR(cmd$port,status); /* clear receiver errors */
      return 0; /* error return - no character avail */
    end;
  else do;
      character=input(data$port);
      return 0FFH; /* good return - character avail */
    end;

end MPSC$POLL$RCV$CHARACTER;

MPSC$POLL$TRAN$CHARACTER: procedure(data$port,cmd$port,character);

  declare data$port      byte,
          cmd$port       byte,
          character       byte;

  declare tx$buffer$empty literally '4';

  /* wait for transmitter buffer empty */
  while not (input(cmd$port) and tx$buffer$empty) do; end;

  /* output character */
  output(data$port)=character;

end MPSC$POLL$TRAN$CHARACTER;

RECEIVE$ERROR: procedure(cmd$port,status);

  declare cmd$port      byte,
          status         byte;

  output(cmd$port)=30H; /* error reset */

  /* *** other application dependent
     error processing should be placed here *** */

end RECEIVE$ERROR;

```

```
TRANSMIT$BUFFER: procedure(buf$ptr,buf$length)
```

```
  declare
    buf$ptr      pointer,
    buf$length   byte;
```

```
  /* set up transmit buffer pointer and buffer length in global variables for
     interrupt service */
  tx$buffer$ptr=buf$ptr;
  transmit$length=buf$length;
```

```
  transmit$status=not$complete;          /* setup status for not complete */
  output(data$port)=transmit$buffer(0);  /* transmit first character */
  transmit$index=1;                      /* first character transmitted */
```

```
  /* wait until transmission complete or error detected */
  while transmit$status = not$complete do; end;
  if transmit$status <> complete
    then return false;
    else return true;
```

```
end TRANSMIT$BUFFER;
```

```
RECEIVE$BUFFER: procedure.(buf$ptr,buf$length$ptr);
```

```
  declare
    buf$ptr      pointer,
    buf$length$ptr pointer,
    buf$length   based buf$length$ptr byte;
```

```
  /* set up receive buffer pointer in global variable for interrupt service */
  rx$buffer$ptr=buf$ptr;
  receive$index=0;
```

```
  receive$status=not$complete;          /* set status to not complete */
  /* wait until buffer received */
  while receive$status = not$complete do; end;
  buf$length=receive$length;
  if receive$status = complete
    then return true;
    else return false;
```

```
end RECEIVE$BUFFER;
```

MPSC\$RECEIVE\$CHARACTER\$INT: procedure interrupt 22H;

```

/* ignore input if no open buffer */
if receive$status <> not$complete then return;

/* check for receive buffer overrun. */
if receive$index = 128
then receive$status=overrun;
else do;
    /* read character from MPSC and place in buffer - note that the
       parity of the character must be masked off during this step if
       the character is less than 8 bits (e.g., ASCII) */
    receive$buffer(receive$index),character=input(data$port) and 7FH;
    receive$index=receive$index+1; /* update receive buffer index */

    /* check for line feed to end line */
    if character = line$feed
    then do; receive$length=receive$index; receive$status=complete; end;
end;

```

end MPSC\$RECEIVE\$CHARACTER\$INT;

MPSC\$TRANSMIT\$CHARACTER\$INT: procedure interrupt 20H;

```

/* check for more characters to transfer */
if transmit$index < transmit$length
then do;
    /* write next character from buffer to MPSC */
    output(data$port)=transmit$buffer(transmit$index);
    transmit$index=transmit$index+1; /* update transmit buffer index */
end;
else transmit$status=complete;

```

end MPSC\$TRANSMIT\$CHARACTER\$INT;

RECEIVE\$ERROR\$INT: procedure interrupt 23H;

```

declare
    temp                byte; /* temporary character storage */

output(cmd$port)=1; /* point to RRI */
receive$status=input(cmd$port);
temp=input(data$port); /* discard character */
output(cmd$port)=error$reset; /* send error reset */

/* *** other application dependent
   error processing should be placed here *** */

```

end RECEIVE\$ERROR\$INT;

EXTERNAL\$STATUS\$CHANGE\$INT: procedure interrupt 21H;

```

transmit$status=input(cmd$port) /* input status change information */
output(cmd$port)=reset$ext$status;

/* *** other application dependent
   error processing should be placed here *** */

```

end EXTERNAL\$STATUS\$CHANGE\$INT;

APPENDIX C

INTERRUPT-DRIVEN TRANSMIT/RECEIVE SOFTWARE

```

declare
/* global variables for buffer manipulation */

rx$buffer$ptr      pointer,          /* pointer to receive buffer */
receive$buffer based rx$buffer$ptr(128) byte,
receive$status     byte initial(0),  /* indicates receive buffer status */
receive$index      byte,            /* current index into receive buffer */
receive$length     byte,            /* length of final receive buffer */

tx$buffer$ptr      pointer,          /* pointer to transmit buffer */
transmit$buffer based tx$buffer$ptr(128) byte,
transmit$status    byte initial(0),  /* indicates transmit buffer status */
transmit$index     byte,            /* current index into transmit buffer */
transmit$length    byte,            /* length of buffer to be transmitted */

cmd$port           literally '43H',
data$port          literally '41H',
a$cmd$port         literally '42H',
b$cmd$port         literally '43H',
line$feed          literally '0AH',
not$complete       literally '0',
complete           literally '0FFH',
overrun            literally '1',

channel$reset      literally '18H',
error$reset        literally '30H',
reset$ext$status   literally '10H';

```

```

MPSC$INT$INIT: procedure (clock$rate,stop$bits,parity$type,parity$enable,
                           rx$char$length,rx$enable,auto$enable,
                           tx$char$length,tx$enable,dtr,brk,rts,
                           ext$en,tx$en,rx$en,stat$affects$vector,
                           config,priority,vector$int$mode,int$vector);

declare
    clock$rate      byte,      /* 2-bit code for clock rate divisor */
    stop$bits       byte,      /* 2-bit code for number of stop bits */
    parity$type     byte,      /* 1-bit parity type */
    parity$enable   byte,      /* 1-bit parity enable */
    rx$char$length  byte,      /* 2-bit receive character length */
    rx$enable       byte,      /* 1-bit receiver enable */
    auto$enable     byte,      /* 1-bit auto enable flag */
    tx$char$length  byte,      /* 2-bit transmit character length */
    tx$enable       byte,      /* 1-bit transmitter enable */
    dtr             byte,      /* 1-bit status of DTR pin */
    brk            byte,      /* 1-bit data link break enable */
    rts            byte,      /* 1-bit status of RTS pin */
    ext$en         byte,      /* 1-bit external/status enable */
    tx$en          byte,      /* 1-bit Tx interrupt enable */
    rx$en          byte,      /* 2-bit Rx interrupt enable/mode */
    stat$affects$vector byte, /* 1-bit status affects vector flag */
    config         byte,      /* 2-bit system config - int/DMA */
    priority       byte,      /* 1-bit priority flag */
    vector$int$mode byte,      /* 3-bit interrupt mode code */
    int$vector      byte;      /* 8-bit interrupt type code */

output(b$cmd$port)=channel$reset; /* channel reset */

output(b$cmd$port)=14H;           /* point to WR4 */
/* set clock rate, stop bits, and parity information */
output(b$cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1)
                  or parity$enable;

output(b$cmd$port)=13H;           /* point to WR3 */
/* set up receiver parameters */
output(b$cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);

output(b$cmd$port)=15H;           /* point to WR5 */
/* set up transmitter parameters */
output(b$cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
                  or shl(brk,4) or shl(rts,1);

output(b$cmd$port)=12H;           /* point to WR2 */
/* set up interrupt vector */
output(b$cmd$port)=int$vector;

output(a$cmd$port)=12H;           /* point to WR2, channel A */
/* set up interrupt modes */
output(a$cmd$port)=shl(vector$int$mode,3) or shl(priority,2) or config;

output(b$cmd$port)=11H;           /* point to WR1 */
/* set up interrupt enables */
output(b$cmd$port)=shl(rx$en,3) or shl(stat$affects$vector,2) or shl(tx$en,1)
                  or ext$en;

end MPSC$INT$INIT;

```

APPENDIX D

APPLICATION EXAMPLE USING SDK-86

This application example shows the 8274 in a simple iAPX-86/88 system. The 8274 controls two separate asynchronous channels using its internal interrupt controller to request all data transfers. The 8274 driver software is described which transmits and receives data buffers provided by the CPU. Also, status registers are maintained in system memory to allow the CPU to monitor progress of the buffers and error conditions.

THE HARDWARE INTERFACE

Nothing could be easier than the hardware design of an interrupt-driven 8274 system. Simply connect the data bus lines, a few bus control lines, supply a timing clock for baud rate and, voila, it's done! For this example, the ubiquitous SDK-86 is used as the host CPU system. The 8274 interface is constructed on the wire-wrap area provided. While discussing the hardware interface, please refer to Diagram 1.

Placing the 8274 on the lower 8 bits of the 8086 data bus allows byte-wide data transfers at even I/O addresses. For simplicity, the 8274's CS/ input is generated by combining the M-IO/ select line with address line A7 via a 7432. This places the 8274 address range in multiple spots within the 8086 I/O address space. (While fine for this example, a more complete address decoding is recommended for actual prototype systems.) The 8086's A1 and A2 address lines are connected to the A0 and A1 8274 register select inputs respectively. Although other port assignments are possible because of the overlapping address spaces, the following I/O port assignments are used in this example:

Port Function	I/O Address
Data channel A	0000H
Command/status A	0002H
Data channel B	0004H
Command/status B	0006H

To connect the 8274's interrupt controller into the system an inverter and pull-up resistor are needed to convert the 8274's active-low, interrupt-request output, IRQ, into the correct polarity for the 8086's INTR interrupt input. The 8274 recognizes interrupt-acknowledge bus cycles by connecting the INTA (Interrupt Acknowledge) lines of the 8274 and 8086 together.

The 8274 Read and Write lines directly connect to the respective 8086 lines. The RESET line requires an inverter. The system clock for the 8274 is provided by the PCLK (peripheral clock) output of the 8284A clock generator.

On the 8274's serial side, traditional 1488 and 1489 RS-232 drivers and receivers are used for the serial interface. The onboard baud rate generator supplies the channel baud rate timing. In this example, both sides of both channels operate at the same baud rate although this certainly is not a requirement. (On the SDK-86, the baud rate selection is hard-wired thru jumpers. A more flexible approach would be to incorporate an 8253 Programmable Interval Timer to allow software-configurable baud rate selection.)

That's all there is to it. This hardware interface is completely general-purpose and supports all of the 8274 features except the DMA data transfer mode which requires an external DMA controller. Now let's look at the software interface.

SOFTWARE INTERFACE

In this example, it is assumed that the 8086 has better things to do rather than continuously run a serial channel. Presenting the software as a group of callable procedures lets the designer include them in the main body of another program. The interrupt-driven data transfers give the effect that the serial channels are handled in the background while the main program is executing in the foreground. There are five basic procedures: a serial channel initialization routine and buffer handling routines for the transmit and receive data buffers of each channel. Appendix D-1 shows the entire software listing. Listing line numbers are referenced as each major routing is discussed.

The channel initialization routine (INITIAL 8274), starting with line #203, simply sets each channel into a particular operating mode by loading the command registers of the 8274. In normal operation, once these registers are loaded, they are rarely changed. (Although this example assumes a simple asynchronous operating mode, the concept is easily extended for the byte- and bit-synchronous modes.)




Figure D-1. 8274/SDK-86 Hardware Interface

The channel operating modes are contained in two tables starting with line #163. As the 8274 has only one command register per channel, the remaining seven registers are loaded indirectly through the WR0 (Write Register 0) register. The first byte of each table entry is the register pointer value which is loaded into WR0, and the second byte is the value for that particular register.

The indicated modes set the 8274 for asynchronous operation with data characters 8 bits long, no parity, and 2 stop bits. An X16 baud rate clock is assumed. Also selected is the "interrupt on all RX character" mode with a variable interrupt vector compatible with the 8086/8088. The transmitters are enabled and all model control lines are put in their active state.

In addition to initializing the 8274, this routine also sets up the appropriate interrupt vectors. The 8086 assumes the first 1K bytes of memory contain up to 256 separate interrupt vectors. On the SDK-86 the initial 2K bytes of memory is RAM and therefore must be initialized with the appropriate vectors. (In a prototype system, this initial memory is probably ROM, thus the vector set-up is not needed.) The 8274 supplies up to eight different interrupt vectors. These vectors are developed from internal conditions such as data requests, status changes, or error conditions for each channel. The initialization routine arbitrarily assumes that the initial 8274 vector corresponds to 8086 vector location 80H (memory location 200H). This choice is arbitrary since the 8274 initial vector location is programmable.

Finally, the initialization routine sets up the status and flag in RAM. The meaning and use of these locations are discussed later.

Following the initialization routine are those for the transmit commands (starting with line #268). These commands assume that the host CPU has initialized the publically declared variables for the transmit buffer pointer, TX_POINTER_CHx, and the buffer length, TX_LENGTH_CHx. The transmit command routines simply clear the transmitter empty flag, TX_EMPTY_CHx, and load the first character of the buffer into the transmitter. It is necessary to load the first character in this manner since transmitter interrupts are generated only when the 8274's transmit data buffer becomes empty. It is the act of becoming empty which generates the interrupt not simply the buffer being empty, thus the transmitter needs one character to start.

The host CPU can monitor the transmitter empty flag, TX_EMPTY_CHx, in order to determine when transmission of the buffer is complete. Obviously, the CPU should only call the command routine after first checking that the empty flag is set.

After returning to the main program, all transmitter data transfers are handled via the transmitter-interrupt service routines starting at lines #360 and #443. These routines start by issuing an End-Of-Interrupt command to the 8274. (This command resets the internal-interrupt controller logic of the 8274 for this particular vector and opens the logic for other internal interrupt requests. The routines next check the length count. If the buffer is completely transmitted, the transmitter empty flag, TX_EMPTY_CHx, is set and a command is issued to the 8274 to reset its interrupt line. Assuming that the buffer is not completely transmitted, the next character is output to the transmitter. In either case, an interrupt return is executed to return to the main CPU program.

The receiver commands start at line #314. Like the transmit commands, it is assumed that the CPU has initialized the receive-buffer-pointer public variable, RX_POINTER_CHx. This variable points to the first location in an empty receive buffer. The command routines clear the receiver ready flag, RX_READY_CHx, and then set the receiver enable bit in the 8274 WR3 register. With the receiver now enabled, any received characters are placed in the receive buffer using interrupt-driven data transfers.

The received data service routines, starting at lines #402 and #485, simply place the received character in the buffer after first issuing the EOI command. The character is then compared to an ASCII CR. An ASCII CR causes the routine to set the receiver ready flag, RX_READY_CHx, and to disable the receiver. The CPU can interrogate this flag to determine when the buffer contains a new line of data. The receive buffer pointer, RX_POINTER_CHx, points to the last received character and the receive counter, RX_COUNTER_CHx, contains the length.

That completes our discussion of the command routines and their associated interrupt service routines. Although not used by the commands, two additional service routines are included for completeness. These routines handle the error and status-change interrupt vectors.

The error service routines, starting at lines #427 and #510, are vectored to if a special receive condition is detected by the 8274. These special receive conditions include parity, receiver overrun, and framing errors. When this vector is generated, the error condition is indicated in RR1 (Read Register 1). The error service routine issues an EOI command, reads RR1 and places it in the ERROR_MSG_CHx variable, and then issues

a reset error command to the 8274. The CPU can monitor the error message location to detect error conditions. The designer, of course, can supply his own error service routine.

Similarly, the status-change routines (starting lines #386 and #469) are initiated by a change in the modem-control status lines CTS/, CD/, or SYNDET/. (Note that WR2 bit 0 controls whether the 8274 generates interrupts based upon changes in these lines. Our WR2 parameter is such that the 8274 is programmed to ignore changes for these inputs.) The service routines simply

read RR0, place its contents in the STATUS_MSG-_CHx variable and then issue a reset external status command. Read Register 0 contains the state of the modem inputs at the point of the last change.

Well, that's it. This application example has presented useful, albeit very simple, routines showing how the 8274 might be used to transmit and receive buffers using an asynchronous serial format. Extensions for byte- or bit-synchronous formats would require no hardware changes due to the highly programmable nature of the 8274's serial formats.

8274 APPLICATION BRIEF PROGRAM

MCS-86 MACRO ASSEMBLER ASYNCR

IS15-II MCS-86 MACRO ASSEMBLER V2.1 ASSEMBLY OF MODULE ASYNCR
OBJECT MODULE PLACED IN :F1:ASYNCR.OBJ
ASSEMBLER INVOKED BY: ASM86 :F1:ASYNCR.SRC

LOC	OBJ	LINE	SOURCE
		1	*****
		2	;
		3	;
		4	8274 APPLICATION BRIEF PROGRAM
		5	;
		6	;
		7	;
		8	THE 8274 IS INITIALIZED FOR SIMPLE ASYNCHRONOUS SERIAL
		9	FORMAT AND VECTORED INTERRUPT-DRIVEN DATA TRANSFERS.
		10	THE INITIALIZATION ROUTINE ALSO LOADS THE 8086'S INTERRUPT
		11	VECTOR TABLE FROM THE CODE SEGMENT INTO LOW RAM ON THE
		12	SDK-86. THE TRANSMITTER AND RECEIVER ARE LEFT ENABLED.
		13	;
		14	FOR TRANSMIT, THE CPU PASSES IN MEMORY THE POINTER OF A
		15	BUFFER TO TRANSMIT AND THE BYTE LENGTH OF THE BUFFER.
		16	THE DATA TRANSFER PROCEED USING INTERRUPT-DRIVEN TRANSFERS.
		17	A STATUS BIT IN MEMORY IS SET WHEN IF BUFFERS IS EMPTY.
		18	;
		19	FOR RECEIVE, THE CPU PASSES THE POINTER OF A BUFFER TO FILL.
		20	THE BUFFER IS FILLED UNTIL A 'CR.CH' CHARACTER IS RECEIVED.
		21	A STATUS BIT IS SET AND THE CPU MAY READ THE RX POINTER TO
		22	DETERMINE THE LOCATION OF THE LAST CHARACTER.
		23	;
		24	ALL ROUTINES ARE ASSUMED TO EXIST IN THE SAME CODE SEGMENT.
		25	CALL'S TO THE SERVICE ROUTINES ARE ASSUMED TO BE "SHORT" OR
		26	INTRASEGMENT (ONLY THE RETURN ADDRESS IP IS ON THE STACK).
		27	;
		28	;
		29	;
		30	*****

MCS-86 MACRO ASSEMBLER ASYNCR

LOC OBJ

LINE SOURCE

```

31
32     NAME    ASYNCR ;MODULE NAME
33
34 ;PUBLIC DECLARATIONS FOR COMMAND ROUTINES
35
36     PUBLIC  INITIAL_8274 ;INITIALIZATION ROUTINE
37     PUBLIC  TX_COMMAND_CHB ;TX BUFFER COMMAND CHANNEL B
38     PUBLIC  TX_COMMAND_CHA ;TX BUFFER COMMAND CHANNEL A
39     PUBLIC  RX_COMMAND_CHB ;RX BUFFER COMMAND CHANNEL B
40     PUBLIC  RX_COMMAND_CHA ;RX BUFFER COMMAND CHANNEL A
41
42 ;PUBLIC DECLARATIONS FOR STATUS VARIABLES
43
44     PUBLIC  RX_READY_CHB ;RX READY FLAG CHB
45     PUBLIC  RX_READY_CHA ;RX READY FLAG CHA
46     PUBLIC  TX_EMPTY_CHB ;TX EMPTY FLAG CHB
47     PUBLIC  TX_EMPTY_CHA ;TX EMPTY FLAG CHA
48     PUBLIC  RX_COUNT_CHB ;RX BUFFER COUNTER CHB
49     PUBLIC  RX_COUNT_CHA ;RX BUFFER COUNTER CHA
50     PUBLIC  ERROR_MSG_CHB ;ERROR FLAG CHB
51     PUBLIC  ERROR_MSG_CHA ;ERROR FLAG CHA
52     PUBLIC  STATUS_MSG_CHB ;STATUS FLAG CHB
53     PUBLIC  STATUS_MSG_CHA ;STATUS FLAG CHA
54
55 ;PUBLIC DECLARATIONS FOR VARIABLES PASSED TO THE TRANSMIT
56 ;AND RECEIVE COMMANDS.
57
58     PUBLIC  TX_POINTER_CHB ;TX BUFFER POINTER FOR CHB
59     PUBLIC  TX_LENGTH_CHB ;TX LENGTH OF BUFFER FOR CHB
60     PUBLIC  TX_POINTER_CHA ;TX BUFFER POINTER FOR CHA
61     PUBLIC  TX_LENGTH_CHA ;TX LENGTH OF BUFFER FOR CHA
62     PUBLIC  RX_POINTER_CHB ;RX BUFFER POINTER FOR CHB
63     PUBLIC  RX_POINTER_CHA ;RX BUFFER POINTER FOR CHA
64
65 ;I/O PORT ASSIGNMENTS
66
67 ;CHANNEL A PORT ASSIGNMENTS
68
69 0000 DATA_PORT_CHA EQU 0 ;DATA I/O PORT
70 0002 COMMAND_PORT_CHA EQU 2 ;COMMAND PORT
71 0002 STATUS_PORT_CHA EQU COMMAND_PORT_CHA ;STATUS PORT
72
73 ;CHANNEL B PORT ASSIGNMENTS
74
75 0004 DATA_PORT_CHB EQU 4 ;DATA I/O PORT
76 0006 COMMAND_PORT_CHB EQU 6 ;COMMAND PORT
77 0006 STATUS_PORT_CHB EQU COMMAND_PORT_CHB ;STATUS PORT
78
79 ;MISC. SYSTEM EQUATES
80
81 0000 CR_CHR EQU 00H ;ASCII CR CHARACTER CODE
82 0200 INT_TABLE_BASE EQU 200H ;INT. VECTOR BASE ADDRESS
83 0500 CODE_START EQU 500H ;START LOCATION FOR CODE
84
85 +1 $EJECT
86
87 ;RAW ASSIGNMENTS FOR DATA SEGMENT
88
89     DATA    SEGMENT
90

```

MCS-86 MACRO ASSEMBLER ASYNCR

LOC	OBJ	LINE	SOURCE
		91	; VECTOR INTERRUPT TABLE - ASSUME INITIAL 8274 INTERRUPT
		92	; VECTOR IS NUMBER 80 (0200H). FOR EACH VECTOR, THE TABLE
		93	; CONTAINS START LOCATION AND CODE SEGMENT REGISTER VALUE.
		94	; THE TABLE IS LOADED FROM PROM.
		95	
0200		96	ORG INT_TABLE_BASE
		97	
0200 0000		98	TX_VECTOR_CHB DW 0 ; TX INTERRUPT VECTOR FOR CHB
0202 0000		99	TX_CS_CHB DW 0
		100	
0204 0000		101	STS_VECTOR_CHB DW 0 ; STATUS INTERRUPT VECTOR FOR CHB
0206 0000		102	STS_CS_CHB DW 0
		103	
0208 0000		104	RX_VECTOR_CHB DW 0 ; RX INTERRUPT VECTOR FOR CHB
020A 0000		105	RX_CS_CHB DW 0
		106	
020C 0000		107	ERR_VECTOR_CHB DW 0 ; ERROR INTERRUPT VECTOR FOR CHB
020E 0000		108	ERR_CS_CHB DW 0
		109	
0210 0000		110	TX_VECTOR_CHA DW 0 ; TX INTERRUPT VECTOR FOR CHA
0212 0000		111	TX_CS_CHA DW 0
		112	
0214 0000		113	STS_VECTOR_CHA DW 0 ; STATUS INTERRUPT VECTOR FOR CHA
0216 0000		114	STS_CS_CHA DW 0
		115	
0218 0000		116	RX_VECTOR_CHA DW 0 ; RX INTERRUPT VECTOR FOR CHA
021A 0000		117	RX_CS_CHA DW 0
		118	
021C 0000		119	ERR_VECTOR_CHA DW 0 ; ERROR INTERRUPT VECTOR FOR CHA
021E 0000		120	ERR_CS_CHA DW 0
		121	
		122	; MISC RAM LOCATIONS FOR CHANNEL STATUS AND POINTERS
		123	
		124	; CHANNEL B POINTERS AND STATUS
		125	
0220 0000		126	TX_POINTER_CHB DW 0 ; TX BUFFER POINTER FOR CHB
0222 0000		127	TX_LENGTH_CHB DW 0 ; TX BUFFER LENGTH FOR CHB
0224 0000		128	RX_POINTER_CHB DW 0 ; RX BUFFER POINTER FOR CHB
0226 0000		129	RX_COUNT_CHB DW 0 ; RX LENGTH COUNTER FOR CHB
0228 00		130	TX_EMPTY_CHB DB 0 ; TX DONE FLAG
0229 00		131	RX_READY_CHB DB 0 ; READY FLAG (1 IF CR_CHR RECEIVED, ELSE 0)
022A 00		132	STATUS_MSG_CHB DB 0 ; STATUS CHANGE MESSAGE
022B 00		133	ERROR_MSG_CHB DB 0 ; ERROR STATUS LOCATION (0 IF NO ERROR)
		134	
		135	; CHANNEL A POINTERS AND STATUS
		136	
022C 0000		137	TX_POINTER_CHA DW 0 ; TX BUFFER POINTER FOR CHA
022E 0000		138	TX_LENGTH_CHA DW 0 ; TX BUFFER LENGTH FOR CHA
0230 0000		139	RX_POINTER_CHA DW 0 ; RX BUFFER POINTER FOR CHA
0232 0000		140	RX_COUNT_CHA DW 0 ; RX LENGTH COUNTER FOR CHA
0234 00		141	TX_EMPTY_CHA DB 0 ; TX DONE FLAG
0235 00		142	RX_READY_CHA DB 0 ; READY FLAG (1 IF CR_CHR RECEIVED, ELSE 0)
0236 00		143	STATUS_MSG_CHA DB 0 ; STATUS CHANGE MESSAGE
0237 00		144	ERROR_MSG_CHA DB 0 ; ERROR STATUS LOCATION (0 IF NO ERROR)
		145	
		146	DATA ENDS
		147	
		148 41	\$EJECT

MCS-86 MACRO ASSEMBLER ASYNCR

LOC	OBJ	LINE	SOURCE
		149	
----		150	ABC SEGMENT
		151	ASSUME CS:ABC,DS:DATA,SS:DATA
0500		152	ORG CODE_START
		153	
		154	*****
		155	;* *
		156	;* PARAMETERS FOR CHANNEL INITIALIZATION *
		157	;* *
		158	*****
		159	
		160	;CHANNEL B PARAMETERS
		161	
		162	;WR1 - INTERRUPT ON ALL RX CHR, VARIABLE INT VECTOR, TX INT ENABLE
0500 01		163	CMDSTRB DB 1,16H
0501 16			
		164	;WR2 - INTERRUPT VECTOR
0502 02		165	DB 2,(INT_TABLE_BASE/4)
0503 00			
		166	;WR3 - RX 8 BITS/CHR, RX DISABLE
0504 03		167	DB 3,0C0H
0505 00			
		168	;WR4 - X16 CLOCK, 2 STOP BITS, NO PARITY
0506 04		169	DB 4,4CH
0507 4C			
		170	;WR5 - DTR ACTIVE, TX 8 BITS/CHR, TX ENABLE, RTS ACTIVE
0508 05		171	DB 5,0EAH
0509 EA			
		172	;WR6 AND WR7 NOT REQUIRED FOR ASYNC
050A 00		173	DB 0,0
050B 00			
		174	
		175	;CHANNEL A PARAMETERS
		176	
		177	;WR1 - INTERRUPT ON ALL RX CHR, TX INT ENABLE
050C 01		178	CMDSTRA DB 1,12H
050D 12			
		179	;WR2 - VECTORED INTERRUPT FOR 8086
050E 02		180	DB 2,30H
050F 30			
		181	;WR3 - RX 8 BITS/CHR, RX DISABLE
0510 03		182	DB 3,0C0H
0511 00			
		183	;WR4 - X16 CLOCK, 2 STOP BITS, NO PARITY
0512 04		184	DB 4,4CH
0513 4C			
		185	;WR5 - DTR ACTIVE, TX 8 BITS/CHR, TX ENABLE, RTS ACTIVE
0514 05		186	DB 5,0EAH
0515 EA			
		187	;WR6 AND WR7 NOT REQUIRED FOR ASYNC
0516 00		188	DB 0,0
0517 00			
		189	
		190 +1	\$EJECT

MCS-86 MACRO ASSEMBLER ASYNCR

```

LOC OBJ      LINE    SOURCE
191
192 ;START OF COMMAND ROUTINES
193
194 ;*****
195 ;*
196 ;*   INITIALIZATION COMMAND FOR THE 8274 - THE 8274
197 ;*   IS SETUP ACCORDING TO THE PARAMETERS STORED IN
198 ;*   PROM ABOVE STARTING AT CMSTRB FOR CHANNEL B AND
199 ;*   CMSTRA FOR CHANNEL A
200 ;*
201 ;*****
202
203 INITIAL_8274:
204 ;COPY INTERRUPT VECTOR IP AND CS VALUES FROM PROM TO RAM
205 MOV     TX_VECTOR_CHB, OFFSET XNTINB ;TX DATA VECTOR CHB
206 MOV     TX_CS_CHB, CS
207 MOV     STS_VECTOR_CHB, OFFSET STAINB ;STATUS VECTOR CHB
208 MOV     STS_CS_CHB, CS
209 MOV     RX_VECTOR_CHB, OFFSET RCVINB ;RX DATA VECTOR CHB
210 MOV     RX_CS_CHB, CS
211 MOV     ERR_VECTOR_CHB, OFFSET ERRINB ;ERROR VECTOR CHB
212 MOV     RX_CS_CHB, CS
213 MOV     TX_VECTOR_CHA, OFFSET XMTINA ;TX DATA VECTOR CHA
214 MOV     TX_CS_CHA, CS
215 MOV     STS_VECTOR_CHA, OFFSET STAINA ;STATUS VECTOR CHA
216 MOV     STS_CS_CHA, CS
217 MOV     RX_VECTOR_CHA, OFFSET RCVINA ;RX DATA VECTOR CHA
218 MOV     RX_CS_CHA, CS
219 MOV     ERR_VECTOR_CHA, OFFSET ERRINA ;ERROR VECTOR CHA
220 MOV     ERR_CS_CHA, CS
221
222 ;COPY SETUP TABLE PARAMETERS INTO 8274
223
224 MOV     DI, OFFSET CMOSTRB ;INITIALIZE CHB
225 MOV     DX, COMMAND_PORT_CHB
226 CALL    SETUP ;COPY CHB PARAMETERS
227 MOV     DI, OFFSET CMOSTRA ;INITIALIZE CHA
228 MOV     DX, COMMAND_PORT_CHA
229 CALL    SETUP ;COPY CHA PARAMETERS
230
231 ;INITIALIZE STATUS BYTES AND FLAGS
232
233 MOV     AX, 0
234 MOV     ERROR_MSG_CHB, AL ;CLEAR ERROR FLAG CHB
235 MOV     ERROR_MSG_CHA, AL ;CLEAR ERROR FLAG CHA
236 MOV     STATUS_MSG_CHB, AL ;CLEAR STATUS FLAG CHB
237 MOV     STATUS_MSG_CHA, AL ;CLEAR STATUS FLAG CHA
238 MOV     RX_COUNT_CHB, AX ;CLEAR RX COUNTER CHB
239 MOV     RX_COUNT_CHA, AX ;CLEAR RX COUNTER CHA
240 MOV     AL, 1
241 MOV     RX_READY_CHB, AL ;SET RX DONE FLAG CHB
242 MOV     RX_READY_CHA, AL ;SET RX DONE FLAG CHA
243 MOV     TX_EMPTY_CHB, AL ;SET TX DONE FLAG CHB
244 MOV     TX_EMPTY_CHA, AL ;SET TX DONE FLAG CHA
245 STI ;ENABLE INTERRUPTS
246 RET ;RETURN - DONE WITH SETUP
247
248 ;SETUP: MOV     AL, [DI] ;PARAMETER COPYING ROUTINE
249 CHP     AL, 0
250 JE      DONE

```

LOC	OBJ	LINE	SOURCE
05A5	EE	251	OUT DX, AL ; OUTPUT PARAMETER
05A6	47	252	INC DI ; POINT AT NEXT PARAMETER
05A7	EBF6	253	JMP SETUP ; GO LOAD IT
05A9	C3	254	DONE: RET ; DONE - SO RETURN
		255	
		256	*1 \$EJECT
		257	
		258	*****
		259	;
		260	;* TX CHANNEL B COMMAND ROUTINE - ROUTINE IS CALLED TO *
		261	;* TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS, *
		262	;* TX_POINTER_CHB, AND THE BUFFER LENGTH, TX_LENGTH_CHB, *
		263	;* MUST BE INITIALIZED BY THE CALLING PROGRAM. *
		264	;* BOTH ITEMS ARE WORD VARIABLES. *
		265	;* *
		266	*****
		267	
05AA		268	TX_COMMAND_CHB:
05AB	50	269	PUSH AX ; SAVE REGISTERS
05AC	57	270	PUSH DI
05AD	52	271	PUSH DX
05AE	C606200200	272	MOV TX_EMPTY_CHB, 0 ; CLEAR EMPTY FLAG
05AF	BA0400	273	MOV DX, DATA_PORT_CHB ; SETUP PORT POINTER
05B0	8B3E2002	274	MOV DI, TX_POINTER_CHB ; GET TX BUFFER POINTER CHB
05B1	8A05	275	MOV AL, [DI] ; GET FIRST CHARACTER TO TX
05B2	EE	276	OUT DX, AL ; OUTPUT IT TO 8274 TO GET IT STARTED
05B3	5A	277	POP DX
05B4	5F	278	POP DI
05B5	58	279	POP AX
05B6	C3	280	RET ; RETURN
		281	
		282	*****
		283	;
		284	;* TX CHANNEL A COMMAND ROUTINE - ROUTINE IS CALLED TO *
		285	;* TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS, *
		286	;* TX_POINTER_CHA, AND THE BUFFER LENGTH, TX_LENGTH_CHA, *
		287	;* MUST BE INITIALIZED BY THE CALLING PROGRAM. *
		288	;* BOTH ITEMS ARE WORD VARIABLES. *
		289	;* *
		290	*****
		291	
05C0		292	TX_COMMAND_CHA:
05C1	50	293	PUSH AX ; SAVE REGISTERS
05C2	57	294	PUSH DI
05C3	52	295	PUSH DX
05C4	C606340200	296	MOV TX_EMPTY_CHA, 0 ; CLEAR EMPTY FLAG
05C5	BA0000	297	MOV DX, DATA_PORT_CHA ; SETUP PORT POINTER
05C6	8B3E2C02	298	MOV DI, TX_POINTER_CHA ; GET TX BUFFER POINTER CHA
05C7	8A05	299	MOV AL, [DI] ; GET FIRST CHARACTER TO TX
05D1	EE	300	OUT DX, AL ; OUTPUT IT TO 8274 TO GET IT STARTED
05D2	5A	301	POP DX
05D3	5F	302	POP DI
05D4	58	303	POP AX
05D5	C3	304	RET ; RETURN
		305	
		306	*****
		307	;
		308	;* RX COMMAND FOR CHANNEL B - THE CALLING ROUTINE MUST *
		309	;* INITIALIZE RX_POINTER_CHB TO POINT AT THE RECEIVE *
		310	;* BUFFER BEFORE CALLING THIS ROUTINE. *

MCS-86 MACRO ASSEMBLER ASYNCR

```

LOC OBJ      LINE    SOURCE
311          ;*
312          ;*****
313
314          RX_COMMAND_CHB:
315              PUSH    AX          ;SAVE REGISTERS
316              PUSH    DX
317              MOV     RX_READY_CHB, 0 ;CLEAR RX READY FLAG
318              MOV     RX_COUNT_CHB, 0 ;CLEAR RX COUNTER
319              MOV     DX, COMMAND_PORT_CHB ;POINT AT COMMAND PORT
320              MOV     AL, 3          ;SET UP FOR NR3
321              OUT     DX, AL
322              MOV     AL, 0C1H       ;NR3 - 8 BITS/CHR, ENABLE RX
323              OUT     DX, AL
324              POP     DX
325              POP     AX
326              RET                ;RETURN
327
328          ;*****
329          ;*
330          ;*   RX COMMAND FOR CHANNEL A - THE CALLING ROUTINE MUST
331          ;*   INITIALIZE RX_POINTER_CHA TO POINT AT THE RECEIVE
332          ;*   BUFFER BEFORE CALLING THIS ROUTINE.
333          ;*
334          ;*****
335
336          RX_COMMAND_CHA:
337              PUSH    AX          ;SAVE REGISTERS
338              PUSH    DX
339              MOV     RX_READY_CHA, 0 ;CLEAR RX READY FLAG
340              MOV     RX_COUNT_CHA, 0 ;CLEAR RX COUNTER
341              MOV     DX, COMMAND_PORT_CHA ;POINT AT COMMAND PORT
342              MOV     AL, 3          ;SET UP FOR NR3
343              OUT     DX, AL
344              MOV     AL, 0C1H       ;NR3 - 8 BITS/CHR, ENABLE RX
345              OUT     DX, AL
346              POP     DX
347              POP     AX
348              RET                ;RETURN
349
350 +1 $EJECT
351
352          ;*****
353          ;*
354          ;*   START OF INTERRUPT SERVICE ROUTINES
355          ;*
356          ;*****
357
358          ;CHANNEL B TRANSMIT DATA SERVICE ROUTINE
359
360          XMTNB: PUSH    DX          ;SAVE REGISTERS
361              PUSH    DI
362              PUSH    AX
363              CALL    EOI           ;SEND EOI COMMAND TO 8274
364              INC     TX_POINTER_CHB ;POINT TO NEXT CHARACTER
365              DEC     TX_LENGTH_CHB ;DEC LENGTH COUNTER
366              JE      XTB           ;TEST IF DONE
367              MOV     DX, DATA_PORT_CHB ;NOT DONE - GET NEXT CHARACTER
368              MOV     DI, TX_POINTER_CHB
369              MOV     AL, [DI]       ;PUT CHARACTER IN AL
370              OUT     DX, AL         ;OUTPUT IT TO 8274

```

MCS-86 MACRO ASSEMBLER ASYNCR

LOC	OBJ	LINE	SOURCE
0622	58	371	POP AX ;RESTORE REGISTERS
0623	5F	372	POP DI
0624	5A	373	POP DX
0625	CF	374	IRET ;RETURN TO FOREGROUND
0626	BA0600	375	XIB: MOV DX, COMMAND_PORT_CHB ;ALL CHARACTERS HAVE BEEN SEND
0629	B029	376	MOV AL, 28H ;RESET TRANSMITTER INTERRUPT PENDING
062B	EE	377	OUT DX, AL
062C	C606280201	378	MOV TX_EMPTY_CHB, 1 ;DONE - SO SET TX EMPTY FLAG CHB
0631	58	379	POP AX ;RESTORE REGISTERS
0632	5F	380	POP DI
0633	5A	381	POP DX
0634	CF	382	IRET ;RETURN TO FOREGROUND
		383	
		384	;CHANNEL B STATUS CHANGE SERVICE ROUTINE
		385	
0635	52	386	STAINB: PUSH DX ;SAVE REGISTERS
0636	57	387	PUSH DI
0637	50	388	PUSH AX
0638	E80500	389	CALL E01 ;SEND E01 COMMAND TO 8274
063B	BA0600	390	MOV DX, COMMAND_PORT_CHB
063E	EC	391	IN AL, DX ;READ RRD
063F	R22A02	392	MOV STATUS_MSG_CHB, AL ;PUT RRD IN STATUS MESSAGE
0642	B010	393	MOV AL, 10H ;SEND RESET STATUS INT COMMAND TO 8274
0644	EE	394	OUT DX, AL
0645	58	395	POP AX ;RESTORE REGISTERS
0646	5F	396	POP DI
0647	5A	397	POP DX
0648	CF	398	IRET
		399	
		400	;CHANNEL B RECEIVED DATA SERVICE ROUTINE
		401	
0649	52	402	RCVINB: PUSH DX ;SAVE REGISTERS
064A	57	403	PUSH DI
064B	50	404	PUSH AX
064C	E8C100	405	CALL E01 ;SEND E01 COMMAND TO 8274
064F	B83E2402	406	MOV DI, RX_POINTER_CHB ;GET RX CHB BUFFER POINTER
0653	BA0400	407	MOV DX, DATA_PORT_CHB
0656	EC	408	IN AL, DX ;READ CHARACTER
0657	8005	409	MOV [DI], AL ;STORE IN BUFFER
0659	FF062402	410	INC RX_POINTER_CHB ;BUMP THE BUFFER POINTER
065D	FF062602	411	INC RX_COUNT_CHB ;BUMP THE COUNTER
0661	3C00	412	CMPL CR_CHR ;TEST IF LAST CHARACTER TO BE RECEIVED?
0663	750E	413	JNE RIB
0665	C606290201	414	MOV RX_READY_CHB, 1 ;YES, SET READY FLAG
066A	BA0600	415	MOV DX, COMMAND_PORT_CHB ;POINT AT COMMAND PORT
066D	B003	416	MOV AL, 3 ;POINT AT WR3
066F	EE	417	OUT DX, AL
0670	B0C0	418	MOV AL, 0C0H ;DISABLE RX
0672	EE	419	OUT DX, AL
0673	58	420	RIB: POP AX ;EITHER WAY, RESTORE REGISTERS
0674	5F	421	POP DI
0675	5A	422	POP DX
0676	CF	423	IRET ;RETURN TO FOREGROUND
		424	
		425	;CHANNEL B ERROR SERVICE ROUTINE
		426	
0677	52	427	ERRINB: PUSH DX ;SAVE REGISTERS
0678	50	428	PUSH AX
0679	E89400	429	CALL E01 ;SEND E01 COMMAND TO 8274
067C	BA0600	430	MOV DX, COMMAND_PORT_CHB

MCS-86 MACRO ASSEMBLER ASYNCR

LOC	OBJ	LINE	SOURCE
067F	B001	431	MOV AL, 1 ; POINT AT R01
0681	EE	432	OUT DX, AL
0682	EC	433	IN AL, DX ; READ R01
0683	A22B02	434	MOV ERROR_MSG_CHB, AL ; SAVE IT IN ERROR FLAG
0686	B030	435	MOV AL, 30H ; SEND RESET ERROR COMMAND TO 8274
0688	EE	436	OUT DX, AL
0689	58	437	POP AX ; RESTORE REGISTERS
068A	5A	438	POP DX
068B	CF	439	IRET ; RETURN TO FOREGROUND
		440	
		441	; CHANNEL A TRANSMIT DATA SERVICE ROUTINE
		442	
068C	52	443	XMTINA: PUSH DX ; SAVE REGISTERS
068D	57	444	PUSH DI
068E	50	445	PUSH AX
068F	E87E00	446	CALL E01 ; SEND EOI COMMAND TO 8274
0692	FF0E2C02	447	INC TX_POINTER_CHA ; POINT TO NEXT CHARACTER
0696	FF0E2E02	448	DEC TX_LENGTH_CHA ; DEC LENGTH COUNTER
069A	740E	449	JE XIA ; TEST IF DONE
069C	BA0000	450	MOV DX, DATA_PORT_CHA ; NOT DONE - GET NEXT CHARACTER
069F	8B3E2C02	451	MOV DI, TX_POINTER_CHA
06A3	8A05	452	MOV AL, [DI] ; PUT CHARACTER IN AL
06A5	EE	453	OUT DX, AL ; OUTPUT IT TO 8274
06A6	58	454	POP AX ; RESTORE REGISTERS
06A7	5F	455	POP DI
06A8	5A	456	POP DX
06A9	CF	457	IRET ; RETURN TO FOREGROUND
06AA	BA0200	458	XIA: MOV DX, COMMAND_PORT_CHA ; ALL CHARACTERS HAVE BEEN SEND
06AD	B020	459	MOV AL, 20H ; RESET TRANSMITTER INTERRUPT PENDING
06AF	EE	460	OUT DX, AL
06B0	C606340201	461	MOV TX_EMPTY_CHA, 1 ; DONE - SO SET TX EMPTY FLAG CHB
06B5	58	462	POP AX ; RESTORE REGISTERS
06B6	5F	463	POP DI
06B7	5A	464	POP DX
06B8	CF	465	IRET ; RETURN TO FOREGROUND
		466	
		467	; CHANNEL A STATUS CHANGE SERVICE ROUTINE
		468	
06B9	52	469	STAINA: PUSH DX ; SAVE REGISTERS
06BA	57	470	PUSH DI
06BB	50	471	PUSH AX
06BC	E85100	472	CALL E01 ; SEND EOI COMMAND TO 8274
06BF	BA0200	473	MOV DX, COMMAND_PORT_CHA
06C2	EC	474	IN AL, DX ; READ R00
06C3	A23602	475	MOV STATUS_MSG_CHA, AL ; PUT R00 IN STATUS MESSAGE
06C6	B010	476	MOV AL, 10H ; SEND RESET STATUS INT COMMAND TO 8274
06C8	EE	477	OUT DX, AL
06C9	58	478	POP AX ; RESTORE REGISTERS
06CA	5F	479	POP DI
06CB	5A	480	POP DX
06CC	CF	481	IRET
		482	
		483	; CHANNEL A RECEIVED DATA SERVICE ROUTINE
		484	
06CD	52	485	RCVINA: PUSH DX ; SAVE REGISTERS
06CE	57	486	PUSH DI
06CF	50	487	PUSH AX
06D0	E83D00	488	CALL E01 ; SEND EOI COMMAND TO 8274
06D3	8B3E3002	489	MOV DI, RX_POINTER_CHA ; GET RX CHA BUFFER POINTER
06D7	BA0000	490	MOV DX, DATA_PORT_CHA

MCS-86 MACRO ASSEMBLER ASYNCH

LOC	OBJ	LINE	SOURCE
06D8	EC	491	IN AL, DX ; READ CHARACTER
06D8	8885	492	MOV [DI], AL ; STORE IN BUFFER
06D0	FF063082	493	INC RX_POINTER_CHA ; BUMP THE BUFFER POINTER
06E1	FF063282	494	INC RX_COUNT_CHA ; BUMP THE COUNTER
06E5	3C80	495	CMP AL, CR_CHR ; TEST IF LAST CHARACTER TO BE RECEIVED?
06E7	758E	496	JNE RIA
06E9	C606358281	497	MOV RX_READY_CHA, 1 ; YES, SET READY FLAG
06EE	BA0200	498	MOV DX, COMMAND_PORT_CHA ; POINT AT COMMAND PORT
06F1	B003	499	MOV AL, 3 ; POINT AT WR3
06F3	EE	500	OUT DX, AL
06F4	B8C8	501	MOV AL, 0C0H ; DISABLE RX
06F6	EE	502	OUT DX, AL
06F7	58	503	RIA: POP AX ; EITHER WAY, RESTORE REGISTERS
06F8	5F	504	POP DI
06F9	5A	505	POP DX
06FA	CF	506	IRET ; RETURN TO FOREGROUND
		507	
		508	; CHANNEL A ERROR SERVICE ROUTINE
		509	
06FB	52	510	ERRINA: PUSH DX ; SAVE REGISTERS
06FC	50	511	PUSH AX
06FD	E81000	512	CALL EOI ; SEND EOI COMMAND TO 8274
0700	BA0200	513	MOV DX, COMMAND_PORT_CHA
0703	B001	514	MOV AL, 1 ; POINT AT RR1
0705	EE	515	OUT DX, AL
0706	EC	516	IN AL, DX ; READ RRL
0707	A23702	517	MOV ERROR_MSG_CHA, AL ; SAVE IT IN ERROR FLAG
070A	B030	518	MOV AL, 30H ; SEND RESET ERROR COMMAND TO 8274
070C	EE	519	OUT DX, AL
070D	58	520	POP AX ; RESTORE REGISTERS
070E	5A	521	POP DX
070F	CF	522	IRET ; RETURN TO FOREGROUND
		523	
		524	; END-OF-INTERRUPT ROUTINE - SENDS EOI COMMAND TO 8274.
		525	; THIS COMMAND MUST ALWAYS TO ISSUED ON CHANNEL A
		526	
0710	50	527	EOI: PUSH AX ; SAVE REGISTERS
0711	52	528	PUSH DX
0712	BA0200	529	MOV DX, COMMAND_PORT_CHA ; ALWAYS FOR CHANNEL A !!!
0715	B030	530	MOV AL, 30H
0717	EE	531	OUT DX, AL
0718	5A	532	POP DX
0719	58	533	POP AX
071A	C3	534	RET
		535	
		536	; END OF CODE ROUTINE
		537	
		538	ABC ENDS
		539	END

ASSEMBLY COMPLETE, NO ERRORS FOUND

REFERENCES

1. 8274 Multiprotocol Serial Controller (MPSC) Data Sheet, Intel Corporation, California, 1980.
2. Basics of Data Communication, Electronics Book Series, McGraw-Hill, New York, 1976.
3. Telecommunications and the Computer, J. Martin, Prentice-Hall, New Jersey, 1976.
4. Technical Aspects of Data Communications, J. McNamara, DEC Press, Massachusetts, 1977.
5. Miscellaneous Data Communications Standards —EIA RS-232-C, EIA RS-422, EIA RS-423, EIA Standard Sales, Washington, D.C.